

# EFFICIENT IMPLEMENTATION OF FPGA-BASED FORWARD ERROR CORRECTING COMBINATION AND BIT TO CELL WORD DE-MULTIPLEXER FOR A SECOND GENERATION DIGITAL TERRESTRIAL TELEVISION BROADCASTING SYSTEM

*Tran Van Nghia, Le Van Ky,  
Tran Minh Hai, Le Thi Trang Linh,  
University of Science and Technology, Hanoi, Vietnam;  
Moscow Institute of Physics and Technology, Moscow, Russia*

DOI: 10.36724/2664-066X-2021-7-2-18-21

## ABSTRACT

This report focus on the implementation of FEC part. The motivation of the design is that FEC is an effective tool to mitigate problems associated with OFDM which stem from multipath fading channel, high speed data rate. One of the key features of BCH codes is that during code design, there is a precise control over the number of symbol errors that are correctable by the code. BCH coder processes parralelly with high-speed operation. 8-bit parallel data input and output helps to maximize the throughput. DVB-T2 used LDPC coder, as inner codes with word length up to 64,800 bits, enabling significant proximity to Shannon limit. This encoder supports all code rates and both normal and short frames. Output of LDPC encoder is interleaved with bit interleaver.

This project was fully optimized for speed and memory area, fully synchronized by using a single clock. The design was coded in VHDL, synthesized by using Xilinx ISE Design Suite 14.7. The design has been tested on development Kit NetFPGA-1G-CML of Digilent Corporation and the bit map was downloaded into Xilinx Kintex-7 XC7K325T-1FFG676, which is integrated on experimental transmitter system DVB-T2. This research product belong to program "Research of experimental testing of second generation digital terrestrial television broadcasting system DVB-T2" of Vietnamese Communications Television Development JSC.

**KEYWORDS:** *cardiovascular diseases, random forest, k-neares*

## Information about authors

*Tran Van Nghia, PhD., Vietnamese Le Quy Don University of Science and Technology, Hanoi, Vietnam;  
Moscow Institute of Physics and Technology, Moscow, Russia*

*Le Van Ky, PhD. Vietnamese Le Quy Don University of Science and Technology, Hanoi, Vietnam;  
Moscow Institute of Physics and Technology, Moscow, Russia*

*Tran Minh Hai, PhD., Vietnamese Le Quy Don University of Science and Technology, Hanoi, Vietnam;  
Moscow Institute of Physics and Technology, Moscow, Russia*


*Le Thi Trang Linh, PhD., Vietnamese Le Quy Don University of Science and Technology, Hanoi, Vietnam;  
Moscow Institute of Physics and Technology, Moscow, Russia*

DVB-T2 (Digital Video Broadcasting - Terrestrial for Second generation) is a transceiver system of modern digital television nowadays, which have strong resistance to interference due to concatenated channel coding and bit interleaving combination. The forward error-correcting (FEC) includes Bose-Chaudhuri-Hocquenghem multiple error correction binary block code (BCH), Low Density Parity Check coder (LDPC) and bit interleaver. This coding combination has been developed by Xilins into IP Core based on the standard that used for DVB-S2 system and can be used compatibly for system DVB-T2.


However, as well as other commercial companies in the world, product IP Core is copyrighted, users have to purchase the license and that license is used only one time for one computer. Moreover, the final version LogiCORE IP DVB-S.2 FEC Encoder v2.0 of the Xilinx from 02/12/2009 has not developed further and integrated into programming Xilinx tools of FPGA. Therefore, the article named "Efficient implementation of FPGA-based forward error correcting combination and Bit to cell word de-multiplexer for a second generation digital terrestrial television broadcasting system" presents the design of a single FPGA intellectual property (IP) core for channel coding combination and Bit to cell word de-multiplexer. This design will be an open source for products of digital television systems.

This report focus on the implementation of FEC part. The motivation of the design is that FEC is an effective tool to mitigate problems associated with OFDM which stem from multipath fading channel, high speed data rate. One of the key features of BCH codes is that during code design, there is a precise control over the number of symbol errors that are correctable by the code. BCH coder processes parallelly with high-speed operation. 8-bit parallel data input and output helps to maximize the throughput. DVB-T2 used LDPC coder, as inner codes with word length up to 64,800 bits, enabling significant proximity to Shannon limit. This encoder supports all code rates and both normal and short frames. Output of LDPC encoder is interleaved with bit interleaver.

According to the literature [1, 8-10], the MPEG data stream after the input processing module is protected by a combination of BCH and LDPC. Then the bits are interleaved and modulated. The structural design diagram is presented below:



In general, this scheme is based on the Xilinx IP core, as shown in Fig. 1 [2]. The difference with Xilinx IP Core is that our design does not use a FIFO, but rather takes memory to store and process data. Therefore, the memory size is small. The data frame format is depicted in the following figure.



Where,  $K_{bch}$  - the length of the BBFRAME of the frame supplied to the BCH code,  $N_{bch}$  is the length of the data block, including the BBFRAME frame and the BCH data behind it.  $K_{ldpc} = N_{bch}$  - this is the length of the data block that is received in the LDPC code.  $N_{ldpc}$  - data length at the LDPC code output.

As in [3], a specific implementation of BCH on FPGA with optimization of resources and processing speed is presented. The parameters of the BCH and LDPC codes  $N_{bch}$ ,  $K_{bch}$  are selected in table 6a for the data stream, and for signaling in table 6b [1]. BCH correcting coding ( $N_{bch}$ ,  $K_{bch}$ ) must be applied to every BBFRAME frame to form an error-proof packet. The BCH generator polynomial of the encoder to correct  $t$  errors is obtained by multiplying the first  $t$  polynomials in Table 7a / 7b [1].

$$g_1(x) = 1 + x^2 + x^3 + x^5 + x^{16} \quad (1)$$

$$g_2(x) = 1 + x + x^4 + x^5 + x^6 + x^8 + x^{16} \quad (2)$$

$$g_3(x) = 1 + x^2 + x^3 + x^4 + x^5 + x^7 + x^8 + x^9 + x^{10} + x^{11} + x^{16} \quad (3)$$

$$g_4(x) = 1 + x^2 + x^4 + x^6 + x^9 + x^{11} + x^{12} + x^{14} + x^{16} \quad (4)$$

$$g_5(x) = 1 + x + x^2 + x^3 + x^5 + x^8 + x^9 + x^{10} + x^{11} + x^{12} + x^{16} \quad (5)$$

$$g_6(x) = 1 + x^2 + x^4 + x^5 + x^7 + x^8 + x^9 + x^{10} + x^{12} + x^{13} + x^{14} + x^{15} + x^{16} \quad (6)$$

$$g_7(x) = 1 + x^2 + x^5 + x^6 + x^8 + x^9 + x^{10} + x^{11} + x^{13} + x^{15} + x^{16} \quad (7)$$

$$g_8(x) = 1 + x + x^2 + x^5 + x^6 + x^8 + x^9 + x^{12} + x^{13} + x^{14} + x^{16} \quad (8)$$

$$g_9(x) = 1 + x^5 + x^7 + x^9 + x^{10} + x^{11} + x^{16} \quad (9)$$

$$g_{10}(x) = 1 + x + x^2 + x^5 + x^7 + x^8 + x^{10} + x^{12} + x^{13} + x^{14} + x^{16} \quad (10)$$

$$g_{11}(x) = 1 + x^2 + x^3 + x^5 + x^9 + x^{11} + x^{12} + x^{13} + x^{16} \quad (11)$$

$$g_{12}(x) = 1 + x + x^5 + x^6 + x^7 + x^9 + x^{11} + x^{12} + x^{16} \quad (12)$$

Insert  $K_{bch}$  bits of the message arriving in the BCH code,  $M = (m_{K_{bch}-1}, m_{K_{bch}-2}, \dots, m_1, m_0)$ . First, we multiply the information word by  $x^{N_{bch}-K_{bch}}$ . We get:

$$(m_{K_{bch}-1}x^{K_{bch}-1} + m_{K_{bch}-2}x^{K_{bch}-2} + \dots + m_1x + m_0) \cdot x^{N_{bch}-K_{bch}} \quad (13)$$

где:

$$m(x) = (m_{K_{bch}-1}x^{K_{bch}-1} + m_{K_{bch}-2}x^{K_{bch}-2} + \dots + m_1x + m_0) \quad (14)$$

is called the message polynomial.

This multiplication is done in the FPGA chip by left-shifting  $(N_{bch} - K_{bch})$  bits.

Then the resulting polynomial is divided by the generator polynomial  $g(x)$ . The remainder will be:

$$d(x) = d_{N_{bch}-K_{bch}-1}x^{N_{bch}-K_{bch}-1} + \dots + d_1x + d_0 \quad (15)$$

Compilation of the output codeword  $I$ , which forms an information word for LDPC coding, namely:

$$I = (i_0, i_1, \dots, i_{N_{bch}-1}) = (m_{K_{bch}-1}, m_{K_{bch}-2}, \dots, m_1, m_0, d_{N_{bch}-K_{bch}-1}, \dots, d_1, d_0)$$

The equivalent polynomial of the codeword is

$$c(x) = m(x) \cdot x^{N_{bch}-K_{bch}} + d(x) \quad (17)$$

This is an  $I$  encoding word with length  $K_{ldpc} = N_{bch}$  protected by LDPC code. He will calculate  $(N_{ldpc} - K_{ldpc})$  parity bit  $(p_0, p_1, \dots, p_{N_{ldpc} - K_{ldpc}-1})$  for each information block  $k_{ldpc}$  bit  $(i_0, i_1, \dots, i_{K_{ldpc}-1})$ . As a result, we get the coding word  $\Lambda$  with length  $N_{ldpc}$ :

$$\Lambda = (\lambda_0, \lambda_1, \dots, \lambda_{N_{ldpc}-1}) = (i_0, i_1, \dots, i_{K_{ldpc}-1}, p_0, p_1, \dots, p_{N_{ldpc}-K_{ldpc}-1}) \quad (18)$$

LDPC is a binary line parity code. A special feature is the low density of significant elements of the check matrix, due to which the relative ease of implementation of the coding tools is achieved. LDPC codes are described by a low density parity check matrix containing mostly zeros and a relatively small number of ones. The positions of the units are given in Appendix A and B [1].

The output data  $\Lambda$  of the LDPC encoder shall be bit interleaved, which consists of parity bit interleaving followed by a spin-column interleaving procedure. The output of the parity interleaver is  $U$  and the output of the spinning interleaver is  $V$ .

In the parity bit interleaver, the parity bits are interleaved according to the formulas:

$$u_i = \lambda_i, \text{ для } 0 \leq i < K_{ldpc} \quad (19)$$

$$u_{K_{ldpc} + 360t + s} = \lambda_{K_{ldpc} + s}, \text{ для } 0 \leq s < 360, 0 \leq t < Q_{ldpc} \quad (20)$$

where  $Q_{ldpc}$  specified in tables 8a and 8b [1].

In a spin-column interleaver, the data bits  $u_i$  from the parity bit interleaver are alternately written column-by-column to the column-spin interleaver and are alternately read line-by-line therefrom. Input bit  $u_i$  with index  $i$ , where  $0 \leq i < N_{ldpc}$ , written to a column  $c_i$ , string  $r_i$  interleaver, where:

$$c_i = i \text{ div } N_r \quad (21)$$

$$r_i = (i + t_{c_i}) \text{ mod } N_r \quad (22)$$


Input bit  $v_j$  with index  $0 \leq j < N_{ldpc}$  read from string  $r_j$ , column  $c_j$ , where

$$c_j = j \text{ div } N_c \quad (23)$$


$$r_j = j \text{ mod } N_c \quad (24)$$

where,  $N_r$  и  $N_c$  – the number of row and column of the bit interleaver, which depends on the type of modulation; the starting position of the record in each column is shifted by  $t_c$  according to the table.

Bit interleaving scheme for standard FECFRAME frame length and 16-QAM.



After FEC encoding, the data is bit-demultiplexed into  $N_{substreams}$  of cell substreams to convert them to constellations. The number of  $N_{substreams}$  depends on the type of modulation and is indicated in table 12 [1], as shown in the following figure:



A set of design parameters is selected in [4]. The results obtained from control points 5, 6, 7a, 7 [5] are compared with the reference dataset [6].

The design is implemented on the Xilinx Kintex-7 XC7K325T-1FFG676 chip of the Digilent NetFPGA-1G-CML Development Kit [7]. The generated FPGA chip resource report for coding ratio 3/4 and modulation 64-QAM is shown in the following table.

Table

| Slice Logic Utilization      | Used   | Available | Utilization |
|------------------------------|--------|-----------|-------------|
| Number of Registers          | 34,203 | 407,600   | 8%          |
| Number of Slice LUTs         | 29,943 | 203,800   | 14%         |
| Number of occupied Slices    | 12,604 | 50,950    | 24%         |
| Number of RAMB36E1/FIFO36E1s | 0      | 445       | 0%          |
| Number of RAMB18E1/FIFO18E1s | 11     | 890       | 1%          |
| Number of DSP48E1s           | 0      | 840       | 0%          |

This design was part of the project "Publishing the transmitter of the DVB-T2 system of the Vietnamese

Television Development Company". The system is precisely functioning. Especially, the design is implemented in an open manner and has the ability to match with other television systems.

## REFERENCES

1. ETSI EN 302 755: Digital Video Broadcasting (DVB); Frame structure channel coding and modulation for a second generation digital terrestrial television broadcasting system (DVB-T2), April 2012.
2. Xilinx, DS505: LogiCORE IP DVB-S.2 FEC Encoder v2.0, December 2, 2009.
3. Chan V.N., Wu V.T. Implementation of input processing and error correction coding modules Bose - Chowdhury-Hawkingham (BCH) of the second generation terrestrial digital television DVB-T2 at FPGA / International Conference - En & T - 2014, November 26-28, 2014 Moscow.
4. DVB Group, dvb-t2\_streams\_parametersets\_splp, 2013.
5. The DVB-T2 Reference Streams, 2011.
6. ftp://ftp.kw.bbc.co.uk/t2refs/streams/
7. http://digilentinc.com/Products/Detail.cfm?NavPath=2,400,1228&Prod=NETFPGA-1G-CML
8. Karjakin V.L., Karjakin D.V., Morozova L.A. TV broadcasting methods in DVB-T2 standard with regional content insert. T-Comm. 2016. Vol. 10. No 4. P. 41-46.
9. Karjakin V.L., Karjakin D.V., Morozova L.A. Method of signal delay measurement and calibration in DVB-T2 transmitters. T-Comm. 2014. Vol. 8. No 9. P. 46-48.
10. Karjakin V.L., Karjakin D.V., Morozova L.A. Phase synchronization of information signal in single-frequency networks digital TV broadcasting of DVB-T2 standard. T-Comm. 2014. Vol. 8. No 8. P. 51-54.