

AN EXPERIMENTAL VERIFICATION OF NEW NON-QUASI-STATIC SMALL-SIGNAL MOSFET MODEL

Tomasz Stefanski,

*R&D Marine Technology Centre, Gdynia, Poland
stafan@ctm.gdynia.pl*

Wieslaw J. Kordalski,

*Gdansk University of Technology, Gdansk, Poland
kord@ue.eti.pg.gda.pl*

Hans Hauer,

*Fraunhofer Institut Integrierte Schaltungen, Am Wolfsmantel 33, 91058 Erlangen, Germany
hauer@iis.fraunhofer.de*

DOI: 10.36724/2664-066X-2021-7-4-2-6

ABSTRACT

This article presents the results of an experimental verification of the New Non-Quasi-Static (NQS) Small-Signal MOSFET Model proposed in [1,2]. This model is valid in all operating modes, from weak to strong inversion and from nonsaturation to saturation. For the purpose of verification test transistors with de-embedding, dummy structures in 0.35 μm technology were designed. The procedure of de-embedding was based on the open-short [3] method, optimised for RF measurement up to 30 GHz. The results obtained have confirmed applicability of the model for the small-signal MOSFET simulation.

KEYWORDS: *Semiconductor device modeling,
RF IC Design, CMOS and BiCMOS circuit simulations,
circuits for communications.*

The article is reworked from unpublished 2nd IEEE International Conference on Circuits and Systems for Communications (ICCSC) materials.

I. INTRODUCTION

Small-signal MOSFET model and clear procedure of parameters extraction are needed to successfully design analog radio frequency integrated circuits (RFIC). When the device operates near or above the cut-off frequency, the NQS effects are strongly important. However, most models available in SPICE use the quasi-static (QS) formulation [4] which can result in unpredictable behavior of high-frequency circuits. QS approximation assumes the movable carriers in the channel of the transistor respond instantaneously to perturbations induced by a time-varying external signal, thus the channel charge achieve equilibrium once bias is applied.

As a result, serious inconsistencies arise when the QS approach is used to RF MOSFET modeling. For instance, according to the models presented in [5] magnitudes of transadmittances of voltage-controlled current sources tend to infinity as frequency increases. It is worth mentioning that any charge-based model, such as BSIM3v3, MOS Model 9 or EKV is inherently composed of such current sources as those in [5].

Also, for frequencies much smaller than the transistor cut-off frequency, NQS effects can occur. When an inductive load tunes out capacitance at some node, transistor behavior QS prediction can fail. Especially, PMOS devices can suffer from NQS effect because of lower holes mobility. Sometimes, it is possible to find an extremely long channel device, like 100 μm with cut-off frequency below 1MHz where NQS effects can occur for low-frequencies [6].

The purpose of this work is to briefly present the results of an experimental verification in 0.35 μm technology of the new NQS model, which was presented during 1st IEEE International Conference on Circuits and Systems for Communications in St. Petersburg, Russia [2]. We investigated admittance parameters of the measured test transistors and compared them to model simulation results. The experiment design and procedure of model parameters extraction are presented here.

II. NQS MODEL OF THE MOS TRANSISTOR [1-2]




Fig. 1. Small-signal equivalent circuit of the MOSFET, with subcircuit enveloped in dotted line being the intrinsic part of the transistor

The equivalent circuit presented in the picture is simplified as compared to the one showed in [2] due to application of de-embedding strategy that allow us to reject the impact of pad parasitics. The set of equations establishing the model is as follows:

$$\mu(E_0) = \frac{\mu_0}{[1 + (E_0/E_C)^\beta]^{1/\beta}}, \quad \left(E_0 = \frac{|V_{DS}|}{L}\right), \quad (1)$$

$$C_{gb} = \frac{g_m \eta L}{(1 + \eta) \mu(E_0) E_0}, \quad \left(\eta = \frac{g_{mb}}{g_m}\right), \quad (2)$$

$$Y_{mg} = g_m \exp(\gamma L), \quad Y_{mb} = g_{mb} \exp(\gamma L), \quad (3)$$

$$Y_{gs} = j\omega \frac{C_{gb} D_C [\exp(\gamma L) - 1]}{\eta \gamma L (1 - \gamma V_T / E_0)}, \quad (4)$$

$$Y_{bs} = \eta^2 Y_{gs}, \quad (5)$$

$$\gamma = \frac{1}{2} \left(\frac{E_0}{V_T} - \sqrt{\frac{a^2 + b^2}{2} + a} - j \sqrt{\frac{a^2 + b^2}{2} - a} \right), \quad (6)$$

$$a = \left(\frac{E_0}{V_T} \right)^2, \quad b = \frac{4\omega(1 + D_C)}{V_T \mu(E_0)}, \quad V_T = \frac{kT}{q}. \quad (7)$$

where μ_0 , E_C and E_0 are, respectively, the low-field mobility, the characteristic field, and the static longitudinal electric field at the Q-point. g_{ds} , g_m and g_{mb} are the QS drain-source conductance, gate transconductance and bulk transconductance.

For intrinsic part of the transistor we have $y_{12} = 0$. The intrinsic MOSFET without parasitics has to be unilateral ($y_{12} = 0$) for the reason that charge carriers (electrons or holes) are only injected through the source-channel barrier potential. When frequency goes to infinity, magnitude of transadmittance y_{21} goes to zero, and phase is linearly delayed. Transadmittance y_{21} predicted by the model behaves similarly to complex attenuated sinusoid, which was verified by experiment.

III. EXPERIMENT

To verify the model designed were eight test transistors in 0.35 μm technology with geometries as follows (L denotes the channel length in μm , W – the channel width in μm , F – the number of fingers): (1) $L=0.35$ $W=50$ $F=5$, (2) $L=0.5$ $W=50$ $F=5$, (3) $L=0.7$

W=50 F=5, (4) L=1.4 W=50 F=5, (5) L=0.35 W=100 F=10, (6) L=0.5 W=100 F=10, (7) L=0.7 W=100 F=10, (8) L=0.35 W=200 F=20. The transistor geometries were optimized for DC measurement of the drain current with swept gate-source VGS, drain-source VDS and bulk-source VBS voltages and RF scattering parameters measurement of the transistor in common source configuration through Air Coplanar Probes. The strategy of de-embedding was based on the widely used open-short method [3].

Although transistor layouts provided possibility of drain current measurement with swept bulk-source voltage, short between bulk and source for RF measurement was obtained using ground of probes. Based on RF measurement of the short dummy structure, there were extrapolated values of the bulk and source inductance Lpar and resistance Rpar to ground in common source configuration. These elements cannot be removed from the device under test through de-embedding and had to be included in simulations of the model.

To obtain reliable and repeatable measurements four samples with described above eight transistors were measured. RF measurements were performed based on two different calibration techniques of the network vector analyzer (NWA). Two samples were measured making use of SOLT calibration method [3] in the 65MHz – 25GHz frequency range and other samples were measured making use of LRM method [3] in the 65MHz – 30GHz frequency range. The impedance substrate standard (ISS) was used to calibrate the NWA. Transmission lines on ISS were used to verify the quality of calibration. For all samples, it was obtained almost the same results, which eliminates risk of one-time wrong measurement. The procedure of transistor de-embedding was verified positively for all samples by measurement and de-embedding of known thru lines. Also, the characteristics obtained from the magnitude of hybrid h21-parameter let us treat measurements as reliable in the investigated frequency range. Transistors were measured at twenty four Q-points, VDS[V]=0, 0.3, 0.6, 0.9, 2.1, 3,3 and VGS[V]=0.9, 1.0, 1.1, 1.2.

In Fig. 2 and 3 shown are representative results, respectively, y12 and y21 transadmittances for 50µm-channel width transistors at Q-point VDS=3.3V and VGS=1.2V. gds, gm and gmb parameters were extracted through DC measurement and EC and µ values were taken from IC manufacturer data. Other values of the model parameters were obtained by manual curve-fitting of admittance experimental and simulated frequency characteristics. At first, real(y21) was fitted, which was aimed to obtain similar characteristic slope (L[µm]=0.35, 0.5, 0.7) or period for long channel transistor (L[µm]=1.4). Value of coupling parameter DC was extracted in this step. Afterwards, imag(y21) and imag(y12) were fitted by Cgd capacitance tuning. At VDS[V]=0.6, 0.9, 2.1, 3,3 Q-points, real(y12) was near to zero which agree with y12=0 thesis for intrinsic transistor. At these Q-points,

extracted Rgd-resistance value was equal to zero. An increase in real(y12) for higher frequencies is a result of described above bulk-source short through ground of the measurement system. At VDS[V]=0, 0.3 Q-points it was necessary to tune Rgd to value different than zero, because of large decreasing tendency of real(y12) with frequency. In the next step, y11 characteristics were fitted, accurate fitting was obtained by Cgs and Rgs parameters tuning. Afterwards, it was possible to perfectly fit y22 characteristics through Cds, Rds and Cbd, Rbd tuning. In Fig 4 shown are representative results, respectively, y11 and y22 admittance parameters for transistor with L=0.35µm, W=50µm at Q-point VDS=3.3V, VGS=1.2V. Extracted parameter values for described transistors at Q-point VDS=3.3V and VGS=1.2V summarized are in Table.1.

IV. CONCLUSIONS

We presented the results of an experimental verification of the MOSFET model, we had proposed previously. The experimental results show that y21 MOSFET transadmittance vs. frequency behaves in fact like an attenuated complex sinusoid for long channel device (L=1.4µm), see Fig.3, which was theoretically predicted by the model. Of course, investigated frequency range is much wider than presented transistor cut-off frequency (fT=2.2GHz). The experiments also confirm real(y12)=0 at Q-points VDS[V]=0.6, 0.9, 2.1, 3,3 which agrees with thesis on y12=0 for intrinsic transistor. A simple parasitics circuit proposed in Fig.1 provides close fitting between measured and simulated y11 and y22 admittance characteristics. The model is in good agreement with the experimental results and does not have physical inconsistencies unlike other models.

Table 1

Extracted small-signal model parameters of 50µm-width transistors at Q-point VDS=3.3V and VGS=1.2V, other parameters: W=50um, F=5, β=2, EC=2.812·106V/m, µ0=475.8cm2/V/s, T=27°C, Rgd=0Ω, Rpar=411mΩ, Lpar=29.18pH; the cut-off frequencies are shown in the last row

	L=0.35um	L=0.5um	L=0.7um	L=1.4um
gm[mS]	9.99	7.684	5.822	3.236
gmb[mS]	2.206	2.085	1.644	0.9488
gds[uS]	532	250	152	48
DC[10 ⁻³]	886.6	477.5	322.6	468.1
Cgd[fF]	8.433	9.57	9.863	14.16
Cgs[fF]	33.72	62.63	96.65	148.6
Cds[fF]	22.18	20.8	20.8	20.8
Cbd[fF]	20.75	18.58	18.58	23.17
Rgs[Ω]	111.5	54.24	43.85	49.09
Rds[Ω]	17.54	23.17	6.531	38.31
Rbd[Ω]	580.8	724.4	981.7	3020
fT[GHz]	25.8	14.3	8	2.2




Fig. 2. Comparison between measured and simulated y_{12} parameters for transistors with $L[\mu\text{m}] = 0.35, 0.5, 0.7, 1.4$, $W = 50\mu\text{m}$ ($V_{DS} = 3.3\text{V}$, $V_{GS} = 1.2\text{V}$)




Fig. 3. Comparison between measured and simulated y_{21} parameters for transistors with $L[\mu\text{m}] = 0.35, 0.5, 0.7, 1.4$, $W = 50\mu\text{m}$ ($V_{DS} = 3.3\text{V}$, $V_{GS} = 1.2\text{V}$)




Fig.4. Comparison between measured and simulated y_{11} and y_{22} parameters for transistor with $L=0.35\mu\text{m}$, $W=50\mu\text{m}$ ($V_{DS}=3.3\text{V}$, $V_{GS}=1.2\text{V}$)

REFERENCES

[1] W. Kordalski, "An Injection Non-Quasi-Static Small-Signal MOSFET Model", *International Conference on Signals and Electronic Systems*, 17-20 October 2000, Ustroń, Poland.

[2] W. Kordalski, T. Stefański "A Non-Quasi-Static Small-Signal Model of the Four-Terminal MOSFET for Radio and Microwave Frequencies", *1st IEEE International Conference on Circuits and Systems for Communications*, 26-28 June 2002, St.Petersburg, Russia.

[3] F. Sischka, Agilent Technologies, "IC-CAP Characterization & Modeling Handbook" http://eesof.tm.agilent.com/docs/iccap2002/iccap_md1_handbook.html.

[4] M. Chan, K.Y. Hui, Ch. Hu, P.K. Ko, "A Robust and Physical BSIM3 Non-Quasi-Static Transient and AC Small-Signal Model for Circuit Simulation", *IEEE Trans. on Electron Devices*. Vol.45. No.4. 1998, pp. 834-841.

[5] C.C. Enz, Y.Cheng, "MOS Transistor Modelling for RF IC Design", *IEEE Trans. on Solid-State Circuits*. Vol.35. No.2. 2000, pp. 186-201.

[6] A.S. Porret, J.M. Sallese, C.C. Enz, "A Compact Non-Quasi-Static Extension of a Charge-Based MOS Model", *IEEE Trans. on Electron Devices*. Vol.48. No.8. 2001, pp. 1647-1654.