Implementation of a reduced complexity high performance data acquisition chip using 0.18 micron technology

Hai P. Le, Aladin Azyegh, Jugdutt Singh,
Faculty of Science Engineering & Technology, Victoria University, Victoria, Australia

DOI: 10.36724/2664-066X-2021-7-3-22-26

SYNCHROINFO JOURNAL. Volume 7, Number 3 (2021). P. 22-26.


Data acquisition (DAQ) in the general sense is the process of collecting information from the real world. For engineers and scientists, this data is mostly numerical and is usually collected, stored and analysed using computers. However, most of the input signals cannot be read directly by digital computers. Because they are generally analog signals distinguished by continuous values, while computers can only recognise digital signals containing only the on/off levels. DAQ systems are therefore inevitably necessary, as they include the translation requirements from analog signals to digital data. For this reason, they have become significant in wide range of applications in modern science and technology [1]. The paper precents the disign of a 12-bit high-speed low-power Data Acquisition (DAQ) Chip. In this paper, the disigns of the building block components are aimed at high-accuracy along with high-speed and low power dissipation. A modifided flash Analog-to-Digital converter (ADC) was used instead of the traditional flash proposed DAQ chip operates at 1 GHz master clock frequency and achieves a sampling speed of 125 MS/s. It dissipates only 64.9 mW of power as compared to 97.2 mW when traditional flash ADC was used.

Keywords: Data acquisition, High-speed integrated circuits, Integrated circuit design, Analog-to-Digital Converter.


[1] Intelligent Instrument, The handbook of Personal Computer Instrumentation, 8th ed: Burr-Brown Company, 1995.
[2] Burr-Brown, Application Bulletin: Principles of Data Acquisition and Conversion: Burr-Brown Corporation, 1994.
[3] Boston Technical Books, PC Instrumentation for the 90s, 4th ed: Boston Technical Books Pty Ltd, 1994.
[4] Burr-Brown Corporation, 10-channel, 12-bit Data Acquisition System: Burr-Brown Corporation, 2000.
[5] Analog Devices, “ADI Adds 1-Chip Data Acquisition System,” Electronic News, vol.  44, pp. 10, 1998.
[6] C.-C. Hsu and J.-T. Wu, “A 125 MHz-86 dB IM3 Programmable-Gain Amplifier,” 2002 Symposium on VLSI Circuits, pp. 32-34, 2002.
[7] Analog and Mixed-Signal Center, Switched- Capacitor Circuits: Analog and Mixed-Signal Center, Texas A&M University Department of Electrical Engineering, 2000.
[8] T. B. Cho and P. R. Gray, “A 10b 20Msample/s 35mW Pipeline A/D Converter,” IEEE Journal of Solid State Circuits, vol. 30, pp. pp. 166-172, 1995.
[9] A. Stojcevski, H. P. Le, A. Zayegh, and J. Singh, “Flash ADC Architecture,” IEE Electronic Letters, vol. 39, pp. 501-502, 2003.
[10] H. P. Le, A. Stojcevski, A. Zayegh, and J. Singh, “Low Cost Flash Architecture For A Pipeline ADC,” Proceedings of the 10th International Conference of Mixed Design of Integrated Circuits and Systems (MIXDES), Lodz, Poland, pp. 238-241, 2003.
[11] H. P. Le, A. Zayegh, and J. Singh, “A High-Speed Low-Power CMOS Comparator with 10-bit resolution,” Proceedings of the Fourth International Conference on Modelling and Simulation (MS’02), Australia, pp. 138-142, 2002.