Chris Taillefer, Gordon W. Roberts,
McGill University, Montreal, Canada
SYNCHROINFO JOURNAL. Volume 7, Number 3 (2021). P. 27-30.
System-on-Chip (SoC) is one of the main driving forces that have been re-shaping the consumer electronics industry. The SoC alternative to conventional systems design is growing in popularity as the device packing densi escalates due to the evolution of semiconductor technology. Moreover, the decrease in semiconductor feature size is permitting the increase of clock frequencies and component operating speed. These advancements necessitate the integration of system components due to package parasitics and lengthy interconnect. Furthermore, SoC devices offer a cheaper and more compact solution to the consumer electronics industry.An integrated mixed-signal test core approach to SoC data acquisition is a valued alternate solution to many of the problems involving conventional test. One such test core data conversion architecture incorporates a sub-sampling algorithm known as the multipass method of digitization. This method occupies a very small silicon area in exchange for an increased data conversion time. Time-interleaved test core digitizers provide the capability to reduce test time, increase sampling frequency and increase signal bandwidth. As an implicit result of this compact circuit and multipass processing methodology, significant reductions in noise and spurious tones are observed.
Keywords: mixed-signal, analog-to-digital, digitizer, time-interleaving, test.
 M.M. Hafed, N, Abaskharoun, and G.W. Roberts, “A Stand-Alone Integrated Test Core for Time and Frequency Domain Measurements,” International Test Conference, pp. 1190-1199, 2001.
 A. Hajjar and G.W. Roberts, “A Multi-Pass A/D Conversion Technique for Extracting On-Chip Analog Signals”, IEEE International Symposium on Circuits and Systems, vol. 2, pp. 280-283, 1998.
 M.K. Rudberg, “Calibration of Mismatch in Time Interleaved ADCs,” The 8th IEEE International Conference on Electronics, Circuits and Systems, pp. 845-848, 2001.
 J-E. Eklund, F. Gustafsson, “Digital Offset Compensation of Time-Interleaved ADC using Random Chopper Sampling,” IEEE International Symposium on Circuits and Systems, pp. 447-450, 2000.
 M. Tamba, A. Shimizu, H. Munakata, and T. Komuro, “A Method to Improve SFDR with Random Interleaved Sampling Method,” International Test Conference, pp. 512-520, 2001.