A Novel PARALLEL 4×4 TRANSFORM AND INVERSE TRANSFORM ARCHITECTURE FOR H.264

Tiejun Li,
School of Computer Science, National University of Defense Technology, ChangSha, China
tj_li@sohu.com

Sikun Li,
School of Computer Science, National University of Defense Technology, ChangSha, China
lisikun@263.net.cn

DOI: 10.36724/2664-066X-2021-7-5-31-35

SYNCHROINFO JOURNAL. Volume 7, Number 5 (2021). P. 31-35.

Abstract

The H.264 video coding standard provides a compression gain of 1.5 x 2.0 x over H.263 and MPEG-4 simple profile. One of the major differences between H.263 and H.264 is the transform coding. The transforms of H.264 employ only integer arithmetic operations such as additions and shifts without multiplications, with coefficients and scaling factors that allow for 16-bit arithmetic computation on first-level transforms. The integer transforms also solve the mismatch problem like H.263. These changes lead to a significant complexity reduction, but with only less than 0.02 dB decrease in PSNR. A novel parallel 4×4 multiple transforms architecture for H.264 is presented in this paper. This architecture is based on Wallace trees and can process 4 inputs in parallel. This architecture has been designed and synthesized in SMIC 0.18um technology. The result shows that this architecture can achieves above 1,200M pixels/sec throughout and consume only 5625 gates. The timing-area property of this architecture is improved compared with the previous architecture.

Keywords: Architecture, Transform, H.264, Wallace Tree.

References

[1] ITU-T Recommendation H.263: Video coding for low bit-communication Version 1November 1995; Version 2 (H.263, January 1998; 3(H.263++), November 2000.
[2] ISO/IEC 14496-2: Coding of audio-visual objects. Part 2: Visual. ISO/IEC JTC1. MPEG-4 Visual version 1, April 1999; Amendment 1 (Version 2), February 2000.
[3] ITU-T Rec. H.264 / ISO/IEC 11496-10 “Advanced Video Coding”, Final Committee Draft, Document JVTG050, Pattaya ,March 2003.
[4] Henrique S. Malvar, Antti Hallapuro, Marta Karczewicz, and Louis Kerofsky, Low-Complexity Transform and Quantization in H.264/AVC, IEEE transactions on circuits and systems for video technology, Vol. 13, No. 7, July 2003.
[5] A. Hallapuro, M. Karczewicz, H. Malvar. Low complexity transform and quantization, Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, Jan. 2002, Docs. JVT-B038 and JVT-B039.
[6] Shen Cheng-dong, Li Tie-jun， Li Si-kun, The Performance and Complexity Analysis of The H.264 Video Coding Standard, CCVRV’2003, Sep. 2003.
[7] Tu-Chih Wang, Yu-Wen Huang , Hung-chi Fang, and Liang-Gee Chen, “PARALLEL 4×4 2D Transform and inverse transform architecture for MPEG-4 AVC/H. 264”, ISCAS 2003, Bangkok, Thailand, May 2003.
[8] C.S. Wallace. A Suggestion for Fast Multiplier, IEEE, Trans. Electric Computer, 1964.
[9] Kaihong Sun, Design and Implementation of a Module Generator for Low Power Multipliers, Master’s Thesis, Division of Electronics Systems, Depart. of Electrical Engineering, Linköping Univ., Sweden, Sept. 25, 2003.
[10] Gary W. Bewick, Fast multiplication: algorithms and implementation, The Department of Electrical Engineering and the Committee on Graduate Studies of Stanford Univ., Feb. 1994.
[11] A. Madisetri, A.N. Willson. A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications, IEEE Transaction on Circuits and Systems for Video Technology, vol.5, no.2, pp. 158-165, Apr., 1995.
[12] VeriSilicon SMIC 0.18µm 1.8V/3.3V I/O Cell Library Databook, Version: 2.0, Aug 1, 2003.